||Jai Sri Gurudev||

B.G.S INSTITUTE OF TECHNOLOGY

B.G.Nagara-571448

Department of Electronics & Communication Engineering.

III SEMESTER TIME TABLE FOR THE YEAR 2017-18

For the period: Aug-Nov-2017

Semester: III
Section: A

Class Room: TB-02

Days	9:30-10:25AM	10:25-11:20AM	11:20–12:15AM	12:15–1:10PM	LUNCH BREAK	2:00–2:55 PM	2:55–3:50 PM	3:50–4:45 PM
Monday	15 EC 35	15 EC 36	15 EC 34	15 EC 33		HR TRAINING		
Tuesday	15 MAT 31	15 EC 34	15 EC 32	15 EC 33		15 EC 35	15 EC 34	15 MAT 31
Wednesday	15 EC 35	AEC Lab (A1) / DE Lab (A2)				15 MAT 31	15 EC 32	15 EC 36
Thursday	15 EC 36	15 EC 33	15 EC 32	15 MAT 31		15 EC 35	15 EC 33	15 EC 34
Friday	15 EC 36	15 EC 35	15 MAT 31	15 EC 32		AEC Lab (A2) / DE Lab (A1)		
Saturday	15 EC 32	15 EC 36	15 EC 33	15 EC 34				

Subject Code	Subject Name	Staff Name
15 MAT 31	Engg. Mathematics-III	Shwetha H N
15 EC 32	Analog Electronics	Kokila K S
15 EC 33	Digital Electronics	Kavitha B C
15 EC 34	Network Analysis	Raghavendra L R
15 EC 35	Electronic Instrumentation	Srividya C N
15 EC 36	Engineering Electromagnetics	Dr. Manjunatha R C
15 ECL 37	Analog Electronics Lab	Raghavendra L R
15 ECL 38	Digital Electronics Lab	Nandini S

BGSIT BG NAGARA 571 448 Dept of E & CE

Prepared by:	Dr. M B Anandaraju	Approved by:	Dr. B K Narendra
Signature		Signature	

||Jai Sri Gurudev||

B.G.S INSTITUTE OF TECHNOLOGY

B.G.Nagara-571448

Department of Electronics & Communication Engineering.

III SEMESTER TIME TABLE FOR THE YEAR 2017-18

For the period: Aug-Nov-2017

Semester: III
Section: B

Class Room: TB-03

Days	9:30-10:25AM	10:25-11:20AM	11:20–12:15PM	12:15–1:10PM	LUNCH BREAK	2:00–2:55 PM	2:55–3:50 PM	3:50–4:45 PM
Monday	15 MAT 31	15 EC 36	15 EC 33	15 EC 32		AEC Lab (B1) / DE Lab (B2)		
Tuesday	15 EC 35	15 EC 33	15 EC 34	15 EC 36		HR TRAINING		
Wednesday	15 EC 32	15 EC 36	15 MAT 31	15 EC 35		AEC Lab (B2) / DE Lab (B1)		
Thursday	15 EC 32	15 MAT 31	15 EC 34	15 EC 36		15 EC 34	15 EC 33	15 EC 35
Friday	15 EC 34	15 EC 32	15 EC 33	15 EC 35		15 MAT 31	15 EC 36	15 MAT 31
Saturday	15 EC 33	15 EC 34	15 EC 32	15 EC 35				

Subject Code	Subject Name	Staff Name
15 MAT 31	Engg. Mathematics-III	Shwetha H N / Rashmi B T
15 EC 32	Analog Electronics	Kokila K S
15 EC 33	Digital Electronics	Nandini S
15 EC 34	Network Analysis	Puneeth Kumar G B
15 EC 35	Electronic Instrumentation	Srividya C N
15 EC 36	Engineering Electromagnetics	Prabhavathi K
15 ECL 37	Analog Electronics Lab	Dr. M B Anandaraju /Kavitha B C
15 ECL 38	Digital Electronics Lab	Puneeth Kumar G B

BGSIT BG NAGARA 571 448 Dept of E & CE

Prepared by:	Dr. M B Anandaraju	Approved by:	Dr. B K Narendra
Signature		Signature	

||Jai Sri Gurudev||

B.G.S INSTITUTE OF TECHNOLOGY

B.G.Nagara-571448

Department of Electronics & Communication Engineering.

III SEMESTER TIME TABLE FOR THE YEAR 2017-18

For the period: Aug-Nov-2017

Semester: III
Section: C

Class Room: CR-13

Days	9:30-10:25AM	10:25-11:20AM	11:20–12:15AM	12:15–1:10PM	LUNCH BREAK	2:00–2:55 PM	2:55–3:50 PM	3:50–4:45 PM
Monday	15 EC 33	15 EC 32	15 EC 34	15 EC 36		15 EC 33	15 MAT 31	15 EC 35
Tuesday	15 EC 34	15 EC 36	HR TRAINING			AEC Lab (C1) /DE Lab (C2)		
Wednesday	15 EC 34	15 EC 32	15 MAT 31	15 EC 35		15 EC 36	15 EC 33	
Thursday	15 MAT 31	15 EC 36	15 EC 33	15 EC 32		AEC Lab (C2) /DE Lab (C1)		
Friday	15 EC 35	15 EC 32	15 EC 36	15 EC 34		15 EC 35	15 EC 32	15 MAT 31
Saturday	15 EC 35	15 MAT 31	15 EC 33	15 EC 34				

Subject Code	Subject Name	Staff Name
15 MAT 31	Engg. Mathematics-III	Yuvaraja B K
15 EC 32	Analog Electronics	Kavitha B C
15 EC 33	Digital Electronics	Nandini S
15 EC 34	Network Analysis	Puneeth Kumar G B
15 EC 35	Electronic Instrumentation	Prafulla P S
15 EC 36	Engineering Electromagnetics	Prabhavathi K
15 ECL 37	Analog Electronics Lab	Kokila K S
15 ECL 38	Digital Electronics Lab	Prabhavathi K

BGSIT BG NAGARA 571 448 DEPT OF E & CE

Prepared by:	Dr. M B Anandaraju	Approved by:	Dr. B K Narendra
Signature		Signature	

||Jai Sri Gurudev||

B.G.S INSTITUTE OF TECHNOLOGY

B.G.Nagara-571448

Department of Electronics & Communication Engineering.

V SEMESTER TIME TABLE FOR THE YEAR 2017-18

For the period: Aug-Nov-2017

Semester: V
Section: A

Class Room: TB-05

Days	9:30-10:25AM	10:25-11:20AM	11:20–12:15AM	12:15–1:10PM	LUNCH BREAK	2:00–2:55 PM	2:55–3:50 PM	3:50–4:45 PM
Monday	15 EC 54	15 EC 562	15 ES 51	15 EC 53		DSP Lab (A1) / HDL Lab (A2)		
Tuesday	HR Training		15 EC 54	15 EC 562		15 EC 53	15 EC 52	15 EC 553
Wednesday	15 ES 51	15 EC 562	15 EC 553	15 EC 52		DSP Lab (A3) / HDL Lab (A1)		
Thursday	15 EC 53	DSP Lab (A2) / HDL Lab (A3)				15 EC 553	15 EC 54	15 ES 51
Friday	15 EC 52	15 EC 562	15 EC 553	15 EC 53		15 ES 51	15 EC 54	15 EC 52
Saturday	15 EC 562	15 EC 53	15 EC 52	15 EC 54				

Subject Code	Subject Name	Staff Name
15 ES 51	Management and Entrepreneurship	Balaji B S
15 EC 52	Digital Signal Processing	Anusha M N
15 EC 53	Verilog HDL	Shalini K J
15 EC 54	Information Theory & Coding	Jayanth Dwijesh H P
15 EC 553	Operating System	Prashanth N C
15 EC 562	Oops Using C++	Manoj Kumar S B
15 ECL 57	DSP Lab	Anusha M N
15 ECL 58	HDL Lab	Sri Vidya C N

BGSIT BG NAGARA 571 448 Dept of E & CE

Prepared by:	Dr. M B Anandaraju	Approved by:	Dr. B K Narendra
Signature		Signature	

||Jai Sri Gurudev||

B.G.S INSTITUTE OF TECHNOLOGY

B.G.Nagara-571448

Department of Electronics & Communication Engineering.

V SEMESTER TIME TABLE FOR THE YEAR 2017-18

For the period: Aug-Nov-2017

Semester: V
Section: B

Class Room: TB-04

Days	9:30-10:25AM	10:25-11:20AM	11:20–12:15AM	12:15–1:10PM	LUNCH BREAK	2:00–2:55 PM	2:55–3:50 PM	3:50–4:45 PM
Monday	HR Training		15 EC 52	15 EC 54		15 EC 53	15 EC 562	15 EC 553
Tuesday	15 ES 51	15 EC 562	15 EC 53	15 EC 52		DSP Lab (B1) / HDL Lab (B2)		
Wednesday	15 EC 53	15 EC 52	15 ES 51	15 ES 54		15 EC 553	15 EC 562	15 EC 53
Thursday	15 EC 562	15 ES 51	15 EC 553	15 EC 54		DSP Lab (B2) / HDL Lab (B3)		
Friday	15 EC 53	15 EC 54	15 EC 52	15 EC 562		DSP Lab (B3) / HDL Lab (B1)		
Saturday	15 EC 52	15 EC 54	15 EC 553	15 ES 51				

Subject Code	Subject Name	Staff Name
15 ES 51	Management and Entrepreneurship	Balaji B S
15 EC 52	Digital Signal Processing	Anusha M N
15 EC 53	Verilog HDL	Shalini K J
15 EC 54	Information Theory & Coding	Jayanth Dwijesh H P
15 EC 553	Operating System	Prashanth N C
15 EC 562	Oops Using C++	Manoj Kumar S B
15 ECL 57	DSP Lab	Mohan Kumar K S
15 ECL 58	HDL Lab	Manoj Kumar S B

BGSIT BG NAGARA 571 448 Dept of E&CE

Prepared by:	Dr. M B Anandaraju	Approved by:	Dr. B K Narendra
Signature		Signature	

||Jai Sri Gurudev||

B.G.S INSTITUTE OF TECHNOLOGY

B.G.Nagara-571448

Department of Electronics & Communication Engineering.

VII SEMESTER TIME TABLE FOR THE YEAR 2017-18

For the period: Aug-Nov-2017

Semester: VII
Section: A

Class Room: TB-

Days	9:30-10:25AM	10:25-11:20AM	11:20–12:15AM	12:15–1:10PM	LUNCH BREAK	2:00–2:55 PM	2:55–3:50 PM	3:50–4:45 PM
Monday	10 EC 74	10 EC 73	10 EC 762	10 EC 72		VLSI (A1) / PE Lab (A3)		
Tuesday	10 EC 73	10 EC 72	10 EC 762	10 EC 751		VLSI (A2) / PE Lab (A1)		
Wednesday	10 EC 73	10 EC 74	10 EC 751	10 EC 71		VLSI (A3) / PE Lab (A2)		
Thursday	10 EC 762	10 EC 751	10 EC 73	10 EC 71		10 EC 74	10 EC 72	10 EC 751
Friday	10 EC 74	10 EC 71	10 EC 73	10 EC 751		10 EC 762	10 EC 72	10 EC 71
Saturday	10 EC 762	10 EC 71	10 EC 74	10 EC 72				

Subject Code	Subject Name	Staff Name
10 EC71	Computer Communication Network	Amar Narayan
10 EC 72	Optical Fiber Communications	Dr. Manjunatha R C
10 EC 73	Power Electronics	Nandeesh M
10 EC 74	Embedded System Design	Priyanka R
10 EC 751	DSP Algorithms and Architecture (Elective B)	Naveen K B
10 EC 762	Real Time Systems (Elective C)	Sandeep S V
10 ECL 77	VLSI Lab	Balaji B S
10 ECL 78	Power Electronics Lab	Jayanth Dwijesh H P

BGSIT BG NAGARA 571 448 Dept of E&CE

Prepared by:	Dr. M B Anandaraju	Approved by:	Dr. B K Narendra
Signature		Signature	